April 19 (Reuters) - Silicon Valley's Wave Computing said on Tuesday it is launching designs for two new microprocessors this year using RISC-V architecture as it sunsets its once-popular MIPS ...
Microchip Technology has launched what it says is the industry’s first RISC-V based system-on-chip (SoC) field programmable gate array (FPGA) development kit, available for under $500. The rising ...
RISC-V instruction set architecture aims at increasing the reusability of software across different applications and platforms. A modern system-on-chip (SoC) platform has dozens of instruction set ...
Qualcomm and Google have announced a partnership for a next-gen wearable platform, featuring chips based on the RISC-V architecture. In the past, Qualcomm and Google have relied on ARM-based chips for ...
RISC-V, pronounced “risk five,” is a modern open-source instruction set architecture (ISA) based on reduced instruction set computer (RISC) principles. In simple terms, it’s like a blueprint that ...
Ethereum co-founder Vitalik Buterin has proposed replacing the current Ethereum Virtual Machine (EVM) contract language with the RISC-V instruction set architecture to improve the speed and efficiency ...
GOTHENBURG, Sweden--(BUSINESS WIRE)--Under a contract with the European Space Agency (ESA), Frontgrade Gaisler is designing a new RISC-V processor tailored to meet the requirements of microcontrollers ...
Over the holiday break, the footage from the recent “RISC-V Summit” was posted for the world to see, and would you believe that Google showed up to profess its love for the up-and-coming CPU ...
Why it matters: Arm and x86 processor architectures made a fair number of mistakes when first introduced to the market. You would think that developers working with the open-source RISC-V would have ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback