IEEE

Improving LLM-Based Verilog Code Generation with Data Augmentation and RL

Abstract: Large language models (LLMs) have recently attracted significant attention for their potential in Verilog code generation. However, existing LLM-based methods face several challenges, ...
IEEE

Verilog Code Generation of Hierarchical Design Using LLMs

Abstract: Creating RTL hierarchy and generating module-by-module Verilog code, both through a large language model (LLM), are presented. (1) For RTL hierarchy, LLM is prompted to identify a list of ...
GitHub

MIPS Processor Implementation in Verilog

This project focuses on the design and implementation of a MIPS processor using Verilog as part of the Computer Architecture Laboratory. The objective was not only to build processor capable of ...
GitHub

Releases: vemareddygaripallavi-dot/design-adder-and-subtractor

You can create a release to package software, along with release notes and links to binary files, for other people to use. Learn more about releases in our docs.